Noise-Induced Synchronization among Sub-RF CMOS Analog Oscillators for Skew-Free Clock Distribution

نویسندگان

  • Akira Utagawa
  • Tetsuya Asai
  • Tetsuya Hirose
  • Yoshihito Amemiya
چکیده

We present on-chip oscillator arrays synchronized by random noises, aiming at skew-free clock distribution on synchronous digital systems. Nakao et al. recently reported that independent neural oscillators can be synchronized by applying temporal random impulses to the oscillators [1], [2]. We regard neural oscillators as independent clock sources on LSIs; i.e., clock sources are distributed on LSIs, and they are forced to synchronize through the use of random noises. We designed neuron-based clock generators operating at sub-RF region (< 1 GHz) by modifying the original neuron model to a new model that is suitable for CMOS implementation with 0.25-μm CMOS parameters. Through circuit simulations, we demonstrate that i) the clock generators are certainly synchronized by pseudo-random noises and ii) clock generators exhibited phase-locked oscillations even if they had small device mismatches. key words: clock distribution, synchronization, nonlinear oscillators, clock skew

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Noise-Induced Synchronization among Sub-RF CMOS Neural Oscillators for Skew-Free Clock Distribution

Abstract—A possible idea is presented here for dealing with clock skew problems on synchronous digital systems. Nakao et al. recently reported that independent neural oscillators can be synchronized by applying temporal random impulses to the oscillators [1]. We regard neural oscillators as independent clock sources on LSIs; i.e., clock sources are distributed on LSIs, and they are forced to sy...

متن کامل

On-Chip CMOS Clock Generators exhibiting Noise-Induced Synchronous Oscillation

We present on-chip oscillator arrays synchronized by random noises, aiming at skew-free clock distribution on synchronous digital systems. Nakao et al. recently reported that independent neural oscillators can be synchronized by applying temporal random impulses to the oscillators [1, 2]. We regard neural oscillators as independent clock sources on LSIs; i.e., clock sources are distributed on L...

متن کامل

Over GHz Low-Power RF Clock Distribution For a Multiprocessor Digital System

Conventional digital clock distribution interconnection causes a severe power consumption problem for GHz clock distribution because of transmission line losses, and it exhibits difficult signal integrity problems due to clock skew, clock jitter and signal reflection. To overcome these conventional digital clock distribution limitations, optical clock distribution techniques, based on guided-wa...

متن کامل

Design, Implementation and Comparison of FFT Analysis of efficient Digital PLLs for clock generation using 50nm SPICE models for CMOS

The most versatile application for digital phase locked loops is for clock generation and clock recovery in any complex computer architecture like a microprocessor or microcontroller, network processors. Digital Phase locked loops are commonly used to generate timing on chip clocks in high performance mixed signal analog and digital systems. Most of the systems employ digital PLL mainly for syn...

متن کامل

A 0 . 8 m CMOS Delayed Locked Loop for Sub - 500 ps Clock

Yong-Bin Kim* Tom Chen** *Microelectronics Division Samsung Electronics Co. San Jose, CA, USA **Department of Electrical Engineering Colorado State Univ. Fort Collins, CO 80523, USA Abstract This paper describes a CMOS variable delay line Delay Locked Loop(DLL) circuit speci cally designed for reducing clock skew on DRAM/Logic merged integrated circuit using 0.6 m CMOS process. A phase detector...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:
  • IEICE Transactions

دوره 91-A  شماره 

صفحات  -

تاریخ انتشار 2008